DatasheetsPDF.com

Quad Buffer. 74ABT126 Datasheet

DatasheetsPDF.com

Quad Buffer. 74ABT126 Datasheet
















74ABT126 Buffer. Datasheet pdf. Equivalent













Part

74ABT126

Description

Quad Buffer



Feature


74ABT126 — Quad Buffer with 3-STATE Ou tputs January 2008 74ABT126 Quad Buff er with 3-STATE Outputs Features ■ N on-inverting buffers ■ Output sink ca pability of 64mA, source capability of 32mA ■ Guaranteed latchup protection ■ High impedance glitch free bus load ing during entire power up and power do wn cycle ■ Nondestructive hot inserti on capability ■ Disable time l.
Manufacture

Fairchild Semiconductor

Datasheet
Download 74ABT126 Datasheet


Fairchild Semiconductor 74ABT126

74ABT126; ess than enable time to avoid bus conten tion General Description The ABT126 co ntains four independent non-inverting b uffers with 3-STATE outputs. Ordering Information Order Number 74ABT126CSC 7 4ABT126CSJ 74ABT126CMTC Package Number M14A M14D MTC14 Package Description 1 4-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14 -Lead Small Outlin.


Fairchild Semiconductor 74ABT126

e Package (SOP), EIAJ TYPE II, 5.3mm Wid e 14-Lead Thin Shrink Small Outline Pac kage (TSSOP), JEDEC MO-153, 4.4mm Wide Device also available in Tape and Reel . Specify by appending suffix letter X” to the ordering number. All pack ages are le .


Fairchild Semiconductor 74ABT126

.





Part

74ABT126

Description

Quad Buffer



Feature


74ABT126 — Quad Buffer with 3-STATE Ou tputs January 2008 74ABT126 Quad Buff er with 3-STATE Outputs Features ■ N on-inverting buffers ■ Output sink ca pability of 64mA, source capability of 32mA ■ Guaranteed latchup protection ■ High impedance glitch free bus load ing during entire power up and power do wn cycle ■ Nondestructive hot inserti on capability ■ Disable time l.
Manufacture

Fairchild Semiconductor

Datasheet
Download 74ABT126 Datasheet




 74ABT126
January 2008
74ABT126
Quad Buffer with 3-STATE Outputs
Features
Non-inverting buffers
Output sink capability of 64mA, source capability of
32mA
Guaranteed latchup protection
High impedance glitch free bus loading during entire
power up and power down cycle
Nondestructive hot insertion capability
Disable time less than enable time to avoid bus
contention
General Description
The ABT126 contains four independent non-inverting
buffers with 3-STATE outputs.
Ordering Information
Order Number
74ABT126CSC
74ABT126CSJ
74ABT126CMTC
Package
Number
M14A
M14D
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Connection Diagram
Pin Description
Pin Names
An, Bn
On
Description
Inputs
Outputs
Function Table
Inputs
An Bn
HL
HH
LX
Output
On
L
H
Z
H = HIGH Voltage Level
L = LOW Voltage Level
Z = HIGH Impedance
X = Immaterial
©1995 Fairchild Semiconductor Corporation
74ABT126 Rev. 1.4.0
www.fairchildsemi.com




 74ABT126
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
TSTG
TA
TJ
VCC
VIN
IIN
VO
Parameter
Storage Temperature
Ambient Temperature Under Bias
Junction Temperature Under Bias
VCC Pin Potential to Ground Pin
Input Voltage(1)
Input Current(1)
Voltage Applied to Any Output
Disabled or Power-Off State
HIGH State
Current Applied to Output in LOW State (Max.)
DC Latchup Source Current (Across Comm Operating Range)
Over Voltage Latchup (I/O)
Rating
–65°C to +150°C
–55°C to +125°C
–55°C to +150°C
–0.5V to +7.0V
–0.5V to +7.0V
–30mA to +5.0mA
–0.5V to 5.5V
–0.5V to VCC
twice the rated IOL (mA)
–300mA
10V
Note:
1. Either voltage limit or current limit is sufficient to protect inputs.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
TA
VCC
V / t
Parameter
Free Air Ambient Temperature
Supply Voltage
Minimum Input Edge Rate
Data Input
Enable Input
Rating
–40°C to +85°C
+4.5V to +5.5V
50mV/ns
100mV/ns
©1995 Fairchild Semiconductor Corporation
74ABT126 Rev. 1.4.0
2
www.fairchildsemi.com




 74ABT126
DC Electrical Characteristics
Symbol
Parameter
VIH Input HIGH Voltage
VIL Input LOW Voltage
VCD Input Clamp Diode Voltage
VOH Output HIGH Voltage
VOL Output LOW Voltage
IIH Input HIGH Current
IBVI Input HIGH Current Breakdown
Test
IIL Input LOW Current
VID Input Leakage Test
VCC
Min.
Min.
Min.
Max.
Max.
Conditions
Recognized HIGH Signal
Recognized LOW Signal
IIN = –18mA
IOH = –3mA
IOH = –32mA
IOL = 64mA
VIN = 2.7V(2)
VIN = VCC
VIN = 7.0V
Max.
0.0
VIN = 0.5V(2)
VIN = 0.0V
IID = 1.9µA, All Other Pins
Grounded
IOZH
IOZL
IOS
ICEX
IZZ
ICCH
ICCL
ICCZ
Output Leakage Current
Output Leakage Current
Output Short-Circuit Current
Output HIGH Leakage Current
Bus Drainage Test
Power Supply Current
Power Supply Current
Power Supply Current
0–5.5V VOUT = 2.7V, OEn = 2.0V
0–5.5V VOUT = 0.5V, OEn = 2.0V
Max. VOUT = 0.0V
Max. VOUT = VCC
0.0 VOUT = 5.5V, All Others GND
Max. All Outputs HIGH
Max. All Outputs LOW
Max. OEn = VCC, All Others at VCC
or Ground
ICCT Additional Outputs Enabled
ICC/Input Outputs 3-STATE
Outputs 3-STATE
ICCD Dynamic ICC No Load(2)
Max.
Max.
VI = VCC – 2.1V
Enable Input VI = VCC – 2.1V
Data Input VI = VCC – 2.1V,
All Others at VCC or Ground
Outputs OPEN, OEn = GND(3),
One-Bit Toggling,
50% Duty Cycle
Min.
2.0
2.5
2.0
4.75
–100
Notes:
2. Guaranteed, but not tested.
3. For 8-bit toggling, ICCD < 0.8mA/MHz.
Typ.
Max. Units
V
0.8 V
–1.2 V
V
0.55
1
1
7
V
µA
µA
–1 µA
–1
V
10
–10
–275
50
100
50
15
50
µA
µA
mA
µA
µA
µA
mA
µA
1.5 mA
1.5 mA
50 µA
0.1 mA/
MHz
©1995 Fairchild Semiconductor Corporation
74ABT126 Rev. 1.4.0
3
www.fairchildsemi.com




Recommended third-party 74ABT126 Datasheet







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)