DatasheetsPDF.com

12-Bit ADC. AD7456 Datasheet

DatasheetsPDF.com

12-Bit ADC. AD7456 Datasheet
















AD7456 ADC. Datasheet pdf. Equivalent













Part

AD7456

Description

Differential Input / 12-Bit ADC



Feature


www.DataSheet4U.com PRELIMINARY TECHNIC AL DATA a Preliminary Technical Data F EATURES Specified for VDD of 3 V and 5 V Very Low Power: TBD mW typ at 100kSPS with 3 V Supplies TBD mW typ at 100kSP S with 5 V Supplies Fully Differential Analog Input Wide Input Bandwidth: 70dB SINAD at 20kHz Input Frequency No Pipe line Delays Serial Interface - SPI TM / QSPI TM /MICROWIRE.
Manufacture

Analog Devices

Datasheet
Download AD7456 Datasheet


Analog Devices AD7456

AD7456; TM / DSP Compatible Automatic Power-Dow n Mode 8 Pin SOT-23 and µSOIC Package APPLICATIONS Transducer Interface Batte ry Powered Systems Data Acquisition Sys tems Portable Instrumentation Motor Con trol Communications Differential Input , 100kSPS, 12-Bit ADC in 8-lead SOT-23 AD7456 FUNCTIONAL BLOCK DIAGRAM VDD VI N+ VINVREF T/H 12-BIT SUCCESSIVE APPR OXIMATION ADC SCLK.


Analog Devices AD7456

AD7456 CONTROL LOGIC SDATA CS GND DataShee DataSheet4U.com GENERAL DESCR IPTION The AD7456 is a 12-bit, low pow er, successive-approximation (SAR) anal og-to-digital converter that features a fully differential analog input. This part operates from a single 3 V or 5 V power supply and features throughput ra tes up to 100kSPS. The part contains a low-noise, wide ba.


Analog Devices AD7456

ndwidth, differential track and hold amp lifier (T/H) which can handle input fre quencies in excess of 1MHz with the -3d B point being 20MHz typically. The refe rence voltage is applied externally to the VREF pin and can be varied from 100 mV to 3.5 V depending on the power sup ply and what suits the application. The value of the reference voltage determi nes the common mod.





Part

AD7456

Description

Differential Input / 12-Bit ADC



Feature


www.DataSheet4U.com PRELIMINARY TECHNIC AL DATA a Preliminary Technical Data F EATURES Specified for VDD of 3 V and 5 V Very Low Power: TBD mW typ at 100kSPS with 3 V Supplies TBD mW typ at 100kSP S with 5 V Supplies Fully Differential Analog Input Wide Input Bandwidth: 70dB SINAD at 20kHz Input Frequency No Pipe line Delays Serial Interface - SPI TM / QSPI TM /MICROWIRE.
Manufacture

Analog Devices

Datasheet
Download AD7456 Datasheet




 AD7456
www.DataSheet4U.com
PRELIMINARY TECHNICAL DATA
a
Differential Input, 100kSPS,
12-Bit ADC in 8-lead SOT-23
Preliminary Technical Data
AD7456
FEATURES
Specified for VDD of 3 V and 5 V
Very Low Power:
TBD mW typ at 100kSPS with 3 V Supplies
TBD mW typ at 100kSPS with 5 V Supplies
Fully Differential Analog Input
Wide Input Bandwidth:
70dB SINAD at 20kHz Input Frequency
No Pipeline Delays
Serial Interface - SPITM/QSPITM/MICROWIRETM/
DSP Compatible
Automatic Power-Down Mode
8 Pin SOT-23 and µSOIC Package
APPLICATIONS
Transducer Interface
Battery Powered Systems
Data Acquisition Systems
Portable Instrumentation
Motor Control
Communications
FUNCTIONAL BLOCK DIAGRAM
VDD
VIN+
VIN-
VREF
T/H
12-BIT SUCCESSIVE
APPROXIMATION
ADC
AD7456
CONTROL
LOGIC
DataSheet4U.com
GND
SCLK
SDATA
CS
DataShee
GENERAL DESCRIPTION
The AD7456 is a 12-bit, low power, successive-approxi-
mation (SAR) analog-to-digital converter that features a
fully differential analog input. This part operates from a
single 3 V or 5 V power supply and features throughput
rates up to 100kSPS.
powered up on the falling edge of CS and a conversion is
initiated on the rising edge of CS, where the analog input
is sampled. Once a conversion is complete, the device
automatically enters a power down mode to reduce power
dissipation between conversions.
The part contains a low-noise, wide bandwidth, differen-
tial track and hold amplifier (T/H) which can handle
input frequencies in excess of 1MHz with the -3dB point
being 20MHz typically. The reference voltage is applied
externally to the VREF pin and can be varied from 100 mV
to 3.5 V depending on the power supply and what suits the
application. The value of the reference voltage determines
the common mode voltage range of the part. With this
truly differential input structure and variable reference
input, the user can select a variety of input ranges and bias
points.
The conversion process and data acquisition are controlled
using CS and the serial clock allowing the device to inter-
face with Microprocessors or DSPs. The device is
MICROWIRE is a trademark of National Semiconductor Corporation.
SPI and QSPI are trademarks of Motorola, Inc.
The SAR architecture of this part ensures that there are
no pipeline delays.
PRODUCT HIGHLIGHTS
1.Operation with either 3 V or 5 V power supplies.
2.Low Power Consumption.
With a 3V supply, the AD7456 offer TBDmW
typ power consumption for 100kSPS throughput.
3.Fully Differential Analog Input.
4.Variable Voltage Reference Input.
5.No Pipeline Delay.
6.Accurate control of the sampling instant via a CS input
and once off conversion control.
7.8-lead SOT-23 package.
8. ENOB > 8 bits typically with 100mV reference.
REV. PrA 24/05/02
Information furnished by Analog Devices is believed to be accurate and
DataSheet4Urel.icaoblme. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
DataSheet4 U .com
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002
DataSheet4U.com




 AD7456
www.DataSheet4U.com
PRELIMINARY TECHNICAL DATA
AD7456 - SPECIFICATIONS1
( VDD = 2.7V to 3.6V, fSCLK = 12MHz, fS = 100kHz, VREF = 2.0 V; FIN = 20kHz;
VDD = 4.75V to 5.25V, fSCLK = 12MHz, fS = 100kHz, VREF = 2.5 V; FIN = 20kHz;
VCM 3 = VREF; TA = TMIN to TMAX, unless otherwise noted.)
Parameter
Test Conditions/Comments
B Version1
Unit
DYNAMIC PERFORMANCE
Signal to (Noise + Distortion)
(SINAD)2
Total Harmonic Distortion (THD)2
Peak Harmonic or Spurious Noise2
Intermodulation Distortion (IMD)2
Second Order Terms
Third Order Terms
Aperture Delay2
Aperture Jitter2
Full Power Bandwidth2
VDD = 5V
VDD = 3V
VDD = 5V, -80dB typ
VDD = 3V, -78dB typ
VDD = 5V, -82dB typ
VDD = 3V, -80dB typ
@ -3 dB
@ -0.1 dB
70 dB min
68 dB min
-75 dB max
-73 dB max
-75 dB max
-73 dB max
-85 dB typ
-85 dB typ
10 ns typ
50 ps typ
20 MHz typ
2.5 MHz typ
DC ACCURACY
Resolution
Integral Nonlinearity (INL)2
Differential Nonlinearity (DNL)2
Zero Code Error2
Positive Gain Error2
et4U.com Negative Gain Error2
ANALOG INPUT
Full Scale Input Span
Absolute Input Voltage
VIN+
VIN-
DC Leakage Current
Input Capacitance
Guaranteed No Missed Codes
to 12 Bits.
VDD = 5V
VDD = 3V
VDD = 5V
VDD = 3V
VDD = 5V
VDD = 3V
DataSheet4U.com
2 x VREF4
VCM = VREF
VCM = VREF
When in Track
When in Hold
12
±1
±1
±3
±6
±3
±6
±3
±6
VIN+ - VIN -
VCM3 ± VREF/2
VCM3 ± VREF/2
±1
20
6
Bits
LSB max
LSB max
LSB max
LSB max
LSB max
LSB max
LSB max
LSB max
V
V
V
µA max
pF typ
pF typ
REFERENCE INPUT
VREF Input Voltage
DC Leakage Current
VREF Input Capacitance
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN7
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating-State Leakage Current
Floating-State Output Capacitance7
Output Coding
VDD = 5 V (±1% tolerance
for specified performance)
VDD = 3 V (±1% tolerance
for specified performance)
Typically 10nA, VIN = 0VorVDD
VDD = 5V; ISOURCE = 200µA
VDD = 3V; ISOURCE = 200µA
ISINK =200µA
2.55
2.06
±1
15
V
V
µA max
pF typ
2.4 V min
0.8 V max
±1 µA max
10 pF max
2.8
2.4
0.4
±1
10
Two’s
Complement
V min
V min
V max
µA max
pF max
DataSheet4U.com
DataShee
DataSheet4 U .com
–2–
DataSheet4U.com
REV. PrA




 AD7456
www.DataSheet4U.com
PRELIMINARY TECHNICAL DATA
AD7456 - SPECIFICATIONS
AD7456
Parameter
CONVERSION RATE
Conversion Time
Track/Hold Acquisition Time2
Throughput Rate9
POWER REQUIREMENTS
VDD
IDD10
Static
Operational
Power Dissipation
Operational
Test Conditions/Comments
1.33µs with a 12MHz SCLK
Sine Wave Input
Step Input
B Version1 Units
16
TBD
TBD
100
SCLK cycles
ns max
ns max
kSPS max
Range: 3 V+20%/-10%;
5 V ± 5%
VDD =3 V/5 V. SCLK On or Off
VDD = 5 V.
VDD = 3 V.
VDD =5 V.
VDD =3 V.
3/5
0.5
TBD
TBD
TBD
TBD
Vmin/max
mA typ
mA max
mA max
mW max
mW max
et4U.com
NOTES
1Temperature ranges as follows: A, B Versions: –40°C to +85°C.
2See ‘Terminology’ section.
3Common Mode Voltage. The input signal can be centered on any choice of dc Common Mode Voltage as long as this value is in the range
specified in Figures TBD.
4Because the input spans of VIN+ and VIN- are both VREF, and they are 180° out of phase, the differential voltage is 2 x VREF.
5The AD7456 is functional with a reference input from100mV and for VDD = 5V, the reference can range up to 3.5V (see ‘Reference Section’).
6The AD7456 is functional with a reference input from100mV and for VDD = 3V, the reference range up to 2.2V (see ‘Reference Section’).
7Sample tested @ +25°C to ensure compliance.
DataShee
9See ‘Serial Interface Section’.
10Measured with a midscale DC input.
DataSheet4U.com
Specifications subject to change without notice.
DataSheet4U.com
REV. PrA
DataSheet4 U .com
– 3 – DataSheet4U.com




Recommended third-party AD7456 Datasheet







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)